Abstract: This paper presents a methodology to design and utilize a supervisory controller for networked power converters in residential applications. Wireless networks have been interfaced to multiple power factor correction (PFC) converters which are proposed to support reactive power. Unregulated reactive power support from PFC converters could cause reactive power deficiency and instability. Therefore, a supervisory controller is necessary to govern the operation of PFC converters. WiFi and WirelessHART networks have been used to implement the supervisory controller. Different nodes of the power network are connected by wireless communication links to the supervisory controller. Asynchronous communication links latency and uncertain states affect the control and response of the PFC converters. To overcome these issues, the supervisory controller design method has been proposed based on the system identification and the Ziegler-Nichols rule. The proposed supervisory controller has been validated by using a hardware-in-the-loop (HIL) test bed. The HIL testbed consisted of an OP4510 simulator, a server computer, Texas Instrument-Digital Signal Controllers (TI-DSCs), WiFi and WirelessHART modules. Experimental results show that the proposed supervisory controller can help to support and govern reactive power flow in a residential power network. The proposed method of controller design will be useful for different small-scale power and wireless network integration.
Introduction
According to the US Department of Energy, residential loads have consumed 20.44% of the total energy in 2017 [1] . Residential loads consume both active and reactive power. Reactive power demand in a home is usually fulfilled from the grid. Recently, power factor correction converters have been integrated into some of the residential appliance, which minimizes reactive power consumption from the grid [2] [3] [4] [5] . A recent study shows that additional reactive power could be supported from renewable resources and power factor correction (PFC) converters in residential applications [6, 7] . However, unregulated reactive power support from PFC converters could cause reactive power deficiency and instability. To utilize the additional reactive power resources in a residential power network, a supervisory controller is necessary. A supervisory controller should monitor and control the Multiple tests were conducted using the HIL test bed to validate the feasibility and compatibility of the supervisory controller. The performance of the supervisory controller has been evaluated by analyzing the dynamic response for reactive power support. Test results show that PFC converters can support reactive power to the residential application in different conditions with the help of an optimal supervisory controller. Section 2 of this paper describes the proposed scenario for this power network. Section 3 describes the proposed supervisory controller design method. HIL testbed and experimental results are presented in Sections 4 and 5, respectively.
Networked Power Converters
Considering the wireless connectivity to smart residential appliances, a scenario for a residential power network has been proposed in the following.
Power Network Configuration
The proposed residential power network configuration is shown in Figure 1 which has both conventional lagging load and PFC connected smart loads. A supervisory controller has been implemented in the power network using wireless nodes. Figure 1 shows the active and reactive power supplies from grid. Conventional loads with a lagging power factor are represented by a single block in Figure 1 . Three separate PFC connected smart loads are distributed and are assumed to contribute reactive power. Based on the active and reactive power supply and consumption, the balanced power condition could be described by (1) and (2) .
where, P g is the active power consumption from grid, Q g is the reactive power consumption from grid, P L is the active power consumption of conventional residential loads, Q L is the reactive power consumption of conventional residential loads, P n is the active power consumption of PFC connected loads, Q n is the reactive power consumption or contribution of PFC connected loads.Here, n denotes the PFC number and N is the number of available PFC connected resources. The reactive power resources and loads are described pictorially in Figure 1 for N = 3. 
PFC Connected Smart Residential Load
PFC converters for the appliance in Figure 1 can support reactive power. The circuit configuration for a PFC converter supporting reactive power is shown in Figure 2 . Bridgeless unidirectional single phase boost PFC converter topology has been used in Figure 2 . This converter has two diodes, D 1 , D 2 and two semiconductor switches, Q 1 , Q 2 , input inductor, L and DC bus capacitor, C. The detailed analysis of the circuit is available in References [6, 7, 33] . Each converter is controlled by using a PFC controller. It generates complementary pulse width modulated (PWM) signals for Q 1 and Q 2 [34] .
The controller for PFC converter can supply a specified amount of reactive power. This type of PFC controller is shown in Figure 3 . The controller takes Q * as reactive power reference and contributes Q to the power network. The controller initially maintains the proper DC bus voltage and in-phase current. Then, by controlling current, it makes the PFC converter the leading load and contributes reactive power to the network. This controller uses both feedback and feedforward terms to maintain inner current and outer voltage loops. Output current, DC link voltage and reactive power measurements are used as feedback signals for PI controllers. Phase angle, ωt, is determined by phase lock loop (PLL) using grid voltage, V g .Feedback and feedforward duty cycle values are added before the generation of PWM signals.
The inner current loop is the fastest control loop in this controller and maintains leading-phase current based on the compensation angle, θ com and the output of the voltage control. DC voltage feedback control is maintained by a PI controller, voltage reference, V * dc and feedback V dc . The θ com is determined by using a PI controller and reactive power feedback. A sinusoidal signal is reconstructed using PLL and a cosine function. The reactive power compensation loop has 2 key Equations (3) and (4) .
The DC output voltage is maintained by generating current reference, I(s), using (5) and (6) .
AC current reference, i * s , is obtained by I, ωt and θ com .
Error in the inner current loop is calculated by applying the following equation.
Current error is compensated by feedback duty, d f b , using (9) .
Feedforward duty, d f b is generated from (10) .
Finally, feedback and feedforward duty is added to generate PWM signal.
The detailed description and design of the PFC controller for reactive power support is available in Reference [6] . The waveforms of input current, duty and PWM switching signal are shown Figure 4 . 
Wireless Network and Supervisory Reactive Power Control
To improve the overall power factor in the proposed scenario, a supervisory controller has been included in Figure 1 using the wireless connectivity. The proposed power network has three PFC converters.These PFC converter can contribute a specified amount of reactive power Q * as discussed in Section 2. However, reactive power demand could change with time. In demand-varying conditions, the supervisory controller identifies the reactive power demand and maintains equal amount of reactive power support from the PFC converters. If the load demand for reactive power increases, the supervisory controller ensures more reactive power. On the other hand, if the load demand decreases, the supervisory controller decreases reactive power supplied. Through this method, the supervisory controller tries to maintain unity power factor for the proposed scenario. It is recommended to maintain the grid's power factor (p. f .) as close to 1.00 possible [35] . From the definition of power factor, the following equation can be written.
From (12), it is clear that the power factor will be unity if and only if Q g = 0. In that case, the condition of (2) becomes the condition of (13) .
In dynamic conditions, (13) can be expressed by (14) .
where, t represents time. The grid reactive power is minimized by making Q g (t) close to 0. To minimize Q g (t), the supervisory control technique was applied as shown in Figure 5 . In this proposed technique, a proportional integral (PI) controller is used to compensate Q g (t) to 0. The supervisory controller is shown in Figure 5 and named as supervisor. Supervisor is comprised of a PI controller, reference and distributor. Q re f is set to zero, so that Q g become zero. From the difference of the Q re f and Q g , the error is generated. Based on the error, the PI controller sets a reference of total reactive power demand, Q d . Q d is total reactive power that need to be fulfilled by all available PFC converters. Using a distributor, this demand is distributed and assigned to individual PFC controllers. Individual PFC controllers get command for reactive power references of Q * 1 , Q * 2 , ..., Q * N . The commands are obtained though wireless network. After performing the control, PFC converters contribute Q 1 , Q 2 , ..., Q N amounts of reactive power to the power network. Individual PFC converter has individual local control loops to maintain reactive power support. These local controllers get the reference from supervisory controller based on their capacity.
The response time, wireless communication delay and capacity of the PFC converters are factors of the supervisory control design consideration. The supervisor is a single input multiple output (SIMO) system. The power network of the smart home is considered as a multiple input single output system (MISO). The whole system is a single input single output (SISO) feedback system. A host program maintains the supervisory controller. A varmeter measures reactive power consumption from the grid, Q g . Q g is the feedback for the supervisory controller. 
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PFC
Supervisory Controller Design
The supervisory controller governs the distributed PFC connected loads using wireless communication link and a server. The response of the supervisory controller is slower than the individual PFC controllers. The control system configuration, design challenges and solution are discussed below.
Control System Configuration
The functional block diagram of the supervisory reactive power control scheme is shown in Figure 5 for the power network of Figure 1 . Figure 5 describes the role of the supervisor which is comprised of a PI controller and a distributor. To design the proper PI controller, the system should be analyzed in the control system perspective. By that manner, supervisory reactive power compensation system can be modeled as in the control system as shown in Figure 6 .
+ --+
Supervisor
G plant
Communication Links Power Network In the control block diagram, W 1 , W 2 and W 3 are the weighting factors of the distributor. G delay_n (s) is the transfer function of the communication delay due to wireless links. G load is the transfer function for conventional loads. G p1 (s), G p2 (s) and G p3 (s) are transfer functions of the PFC converters including their controllers for reactive power compensation. To design the proper PI controller, all PFC converters, delays and loads transfer functions have been put together and considered as plant, G plant (s). The output of the PI controller determines the reactive power demand, Q d . The transfer function of the overall feedback loop can be written as in (15) .
For asynchronous unequal delays and dynamic loading conditions the transfer function of the plant can be written as in (16) .
where,
. tr denotes trace of the matrix. Although Equations (15) and (16) are seem like deterministic representation of the feedback system, the dynamic nature of G plant (s) can cause this representation to yield inaccurate results. 
System Identification
Because of the uncertainty, non-linearity and asynchrony, accurate G plant can't be determined from (16) at any instant. So, alternative method is proposed to get the transfer function response characteristics. System identification method is applied to get the characteristic of the system. The system has been identified for G plant , G p1 , G p2 and G p3 by applying step input and measuring settling time. The settling time is the main feature that has been used to design supervisory controller considering it is an asynchronous distributed system. The settling time depends on the transfer function of the system.
Solution for Multiple Asynchronous Phase Shift
Different settling time, wireless communication delay time and overall response time for the proposed supervisory control system are explained by timing diagram in Figure 7 . The timeslots t 1 , t 2 and t 3 are communication delay time for PFCs; in other words those are settling time of G delay_n . After these time slots PFCs execute their received command from supervisory controller within their settling times. The received commands are reference amount of reactive power assigned for the individual PFC converters. The necessary times for reactive power compensation of PFC's are t 1_s , t 2_s and t 3_s ; in other words these are settling time of G p1 , G p2 and G p3 . t w is a flexible waiting time before getting reactive power measurement from varmeter. t g is the communication time slot assigned for varmeter to send data to supervisor. The optimal value of t w and t g are determined by from the experiments. The value of t 1_s , t 2_s , t 3_s , t w and t g are determined by system identification method as discussed in Section 3.2. The overall value of t 1 , t 2 and t 3 depends on the communication link and should be determined with certainty. The value of t w can be adjusted to ensure certainty of the response. All the time slots are added in (17) to get the minimum optimal sample time, T s , for the supervisory controller. 
PI Controller Design
The minimum sample time, T s , is used to design the discrete PI controller. The block diagram for the discrete PI controller is shown in Figure 8a . The integrator for the PI controller has a sample time of T s . The output of the PI controller is Q d , which is the reactive power demand from all of the PFC converters. Since the system has certainty of response using the sampling time of T s , Ziegler-Nichols rule can be used to design PI compensator for this system [36] [37] [38] . Using the rule, the values of K p and K i are determined by (18) and (19) for the ultimate gain K u .
For the wireless communication, communication time is much higher than response time of PFC converters that is, t 1 >> t 1_s . The value of ultimate gain K u is 1 for such system. 
Distributor Design
The value of the Q d is distributed by the weighting factors W 1 , W 2 and W 3 . The weighting factors are determined from the maximum reactive power support capacities (Q 1_max , Q 2_max and Q 3_max ) of the PFC converters. The value of weighting factors can be determined from (20) .
Testbed Description
The configuration for hardware-in-the-loop (HIL) testbed for the proposed supervisory controller and scenario is shown in Figure 9 . 
OPAL-RT
Hardware Description
Real Time Simulator
The power stages of the PFC converters, loads, measurement of voltage and current and active and reactive power are simulated in real-time (RT) using OPAL-RT real-time simulator, OP4510. It has 128 I/O channels, a quad core INTEL Xeon 3.3 GHz processor as well as a Kintex 7 FPGA for sub-microsecond simulation time steps [41] . Each core of the processor has the capability to simulate up to 20 µs time step. The system is compatible with Simulink and the SimPowerSystems library. The OP4510 is also connected to an oscilloscope to monitor voltage, current and reactive power in real time. For this testbed, analog values of voltages and currents are routed from the FPGA based model to the DAC channels directly. The PWM signals are interfaced with digital input pins which drive the FPGA based modesl of IGBTs. These two steps ensure sub-microsecond RT simulation. The reactive power is calculated using Fourier transform in the CPU core at a step of 25 µs and later routed to DAC channels.
ADC Scaling and Level Shifting Circuit
The analog output signals for V, I and Qs are ±16 V in OP4510. The ADC level of TI-DSCs is limited to 0-3.3 V. To interpret and match the analog signal level properly, Op-Amp (TL082C) based scaling and offsetting circuits have built. The GPIO of TI-DSC has a logic level of 3.3 V and OP4510 takes 5 V PWM input. As a result, a 74HC240D IC has been used as a buffer for level shifting. The level shifting and ADC scaling circuit has been built up in the same PCB as shown in Figure 10 . The PCB also has connectivity to Opal-RT by two DB37 connectors and connect TI-DSCs with the 20 pin connectors. This circuit has 32 analog and 32 digital re-routable channels. The ADC scaling and level shifting circuit is shown in Figure 11 . 
Texas Instruments Digital Signal Controller
The TI-DSC, TMS320F28335, was selected to control the PFC converters that were simulated in real-time on the OP4510. In addition, the DSC code includes UART communication which interfaces either the AwiaTech wirelessHART or the ESP8266 Wi-Fi modules. The TMS320F28335 is a 32 bit floating point processor with clock speeds up to 150 MHz and 18 PWM channels [42] .
WirelessHART and AwiaTech Wireless 220 Module
To implement the communication system for the testbed, AwiaTech WirelessHART (Wireless Highway Addressable Remote Transducer) modules were chosen. WirelessHART is a simple, secure, reliable, real-time and open-standard networking technology, operating in the 2.4 GHz ISM radio band [43] . It uses a time-synchronized, self-organizing and self-healing mesh network architecture. At the bottom of its communication stack, WirelessHART adopts IEEE 802. 15.4-2006 [31] as the physical layer. On top of that, WirelessHART defines its own time-synchronized data link layer. In WirelessHART, communications are precisely scheduled based on Time Division Multiple Access (TDMA) and employ a channel hopping scheme for added system data bandwidth and robustness [43] . AwiaTech Wireless provides a variety of interfaces such as UART, JTAG, SPI/I2C and USB, which provides us the flexibility for interconnecting the TI DSC. The features of this module are shown in Figure 12a . 
WiFi and ESP8266 Module
Four ESP8266 modules have been used in the test bed [40] . ESP8266 has serial communication (UART) features as in Figure 12b . It can give any microcontroller access to your WiFi network and maintain TCP/IP protocol by IEEE standard 802.11/b/g/e [32] . These modules have been programmed using an Arduino programming environment.
Software Components Description
TI DSC Code Architecture
The PFC controller has a 20 µs sample time. It generates a 50 kHz PWM signal. One interrupt has been used to compute ADC values, scaling, controller operation and the PWM update. For the low speed communication links, a polling method has been used. The communication function is executed in an infinite while loop. All the functions are executed within a 20 µs window.
The ADC interrupt and controller computations consume only 12 µs and the remaining 8 µs is designated for communication through UART. Figure 13 describes the interrupt and while loop structure. 
Host Program
AwiaTech wireless provides a Java package "Host" which is encapsulated within a series of APIs, enabling users to write programs which process all the data acquired from WirelessHART network. Based on these APIs, "Host" software is customized as an interface between the wireless network and the supervisory controller. This design separates communication and control, which provides scalability to use other wireless communication technologies without modifying the controller code. In addition, this architecture enables the convenient use of other languages. The host program has been modified using TCP/IP link as well. The TCP/IP link has been used to maintain communication links to the ESP8266.
Supervisory Controller Implementation
The supervisory controller gives the control signal to the power converters. It is also capable of collecting data from the input port of the power network. The algorithm for the supervisory controller is written in C++ code and later called from the JAVA platform which maintains communication functions. The supervisory controller has a low speed proportional integral controller with a limiter and distributor as discussed in Section 3.
Dataflow
A complete dataflow is presented in Figure 14 . The data flow in the test bed is composed of 8 steps, starting from a TI DSC and ending in a TI DSC. First, a TI-DSC sends a HART-IP command containing data to the AwiaTech wireless (device) through UART. Second, AwiaTech wireless forwards this command to the access point based on WirelessHART standard. Third, the access point sends data to a desktop running Host and Gateway software with UART over USB using a FTDI chip. Fourth, after Host receives the data, it forwards it to the supervisory controller. For the WiFi network, HART-IP has been decoded at ESP8266 and sent to the AP and host through the Wi-Fi. Our Host program will exchange messages with the controller through Stdin and Stdout. The dataflow in the other direction will follow the same steps in reverse. 
DSP
Communication Link Description
Wireless Communication Set Up
The communication network topology for WiFi and WirelessHART has been shown in Figure 15 .
Either all ESP8266 or all AwaiaTech modules are connected to the TI-DSC through UART. The UART to module connections are switchable for Wi-Fi and wirelessHART. Four AwiaTech modules maintain communication links with a fifth AwiaTech wireless module, which is connected to a host computer, where the supervisory controller is running.
On the other hand ESP8266 is connected to the internet via Wi-Fi and a router. The supervisory controller can use internet to control the PFC converters for Wi-Fi network preference. Multiple unidirectional PFC converters contribute reactive power support by following a reference command by a supervisory controller via wireless modules. Real-time algorithms or strategies for energy and power management systems can validate their performance in this testbed. The network topology in our experiments is shown in Figure 16 , the blue circles are devices connected to TI DSCs; the yellow circle is the access point and the red circle is the gateway. 
Integrity of the Specification
The Figure 17 shows an example of simplified network schedule which is shared with all the devices and the access point in the network. The super-frame size is 500 ms and two up-links and down-links for each device are statically allocated inside one superframe. In Figure 17 , a time slot is represented by a small square with a number and an arrow. For example, 2 ↑ means the time slot is scheduled for Device 2 as an up-link. The wireless message exchanging sequence is shown in Figure 17 . At the beginning of a super-frame, the TI-DSC sends measurement to Device 1. Then Device 1 sends the data to an access point within its own timeslot. After receiving the data, the access point sends the data to the host. Next, the Host software will send what it just received to the supervisor controller for calculation. After that, the controller will send data back to control the TI DSC. It will go through the path in reverse. The access point will get the data and wait for the time slot allocated for Device 1. Once the time slot arrives, the access point sends the data down to Device 1 and then Device 1 sends data to the TI-DSC through UART. Theoretically, if we set the super-frame length to be 500 ms and within one super-frame and we allocate two time slots as up-links, the smallest sampling period would be 250 ms. However, due to the noisy wireless environment, we chose a much larger sampling rate and super-frame length. From the wireless link test, we were able to make the super-frame size 1.5 s without any data loss.
Experimental Results
The test bed has been implemented to validate the supervisory controller for reactive power support using the proposed power network of Figure 1 . OP4510 has simulated the power network in real-time. It takes PWM signal as input and gives analog signals as output. Rest of the components are actual physical device in the HIL test bed. Multiple tests have been conducted to validate the idea of reactive power support and supervisory controller.
Reactive Power Compensation in a Single PFC Converter
Reactive power has been supported by applying controller of Figure 3 Table 1 . Figure 18a shows the input current and voltage waveforms without applying any control that is, current flows through the diode only. This condition has very poor performance and can not fulfil the rated conditions. It has very high total harmonic distortion (THD) for the input current. After applying the reactive power compensation algorithm of Figure 3 , voltage and current are almost in phase as in Figure 18b . Reactive power has not been injected for this case that is, reactive power reference is zero, Q * 1 = 0. Although Q * 1 is equal to zero but, Q 1 is not exactly zero because of delays, offset and measurement errors. In this case, current distortion is minimum. Leading phase of current has been achieved as in Figure 18c as Q * 1 has been set to negative values. Hence, reactive power has been supported by PFC 1. In this case, the current is not a pure sine wave at zero crossing because of zero crossing distortion. The distortion phenomenon has been considered to determine the maximum capacity of reactive power support (Q max1 ) for PFC 1. Since, the household load is very small with respect to grid, the voltage supply has been considered to be coming from an infinite bus. As a result, distortion for input voltage, THD V g is zero in the realtime simulation.
Reactive Power Support Using Supervisory Controller
After setting up the communication networks successfully, the HIL test was conducted for the proposed residential power network. For the proposed scenario, rated grid voltage is 120 V(rms), 60 Hz. Conventional load is 1500 VA with 0.8 power factor that is, P L = 1200 W, Q L = 900 VAR. Rated output voltage, V out , of all three PFCs is 250 V(DC). Output power, P out , rating of the PFC's are 1.1 kW, 1.5 kW and 1.7 kW.
Weighting factors used in supervisory controller W 1 , W 2 and W 3 are 0.25, 0.35 and 0.4 respectively. Reactive power has been supported by the PFC converters to the load as shown in the in Figure 19 . In this case, real-time simulation has been conducted for communication and control sample time, T s = 4 s. Supervisory controller engagement time has been set as reference, T = 0, on the time axis. Logged data from OP4510 shows that reactive power consumption from grid Q g becomes 0 VAR within 75 s of applying the controller. The initial and final value of the reactive power for the grid, the load and the PFCs is shown in the Table 2 . 
Reactive Power Support in Different Conditions
The performance of the supervisory controller has been tested for different conditions.
Variation of Load
The designed supervisory controller has been tested for loading conditions of (P L = 1350 W, Q L = 654 VAR), (P L = 1200 W, Q L = 900 VAR) and (P L = 1050 W, Q L = 1072 VAR). For all loading conditions, Q g become 0 VAR within 75 s.
Variation of Wireless Network
The supervisory controller was tested using WirelessHART and Wi-Fi. It compensated grid reactive power for both networks as shown in Figure 20a . 
Sampling Time Variation
The effect of different communication sampling times has been evaluated in Figure 20b . For four and six second sampling times, supervisory controller regulated Q g to 0 VAR. The higher the sampling time, the slower the response time for overall reactive power compensation. Minimum stable communication and control sampling time for this system has been measured to be 1.5 s. This sampling time has been used for optimal controller.
Gain Variation and Optimal Controller
To verify the optimal supervisory controller, the response of reactive power compensation has been compared for different k u , k p and k i gains. The response has been judged by settling time, overshoot, undershoot and stability. Figure 20c shows performance of supervisory controller with different gains. This controller has used T s = 1.5 s communication sampling time. The settling time and other factors of performance for the PI compensator are shown in Table 3 . 
Reactive Power Support in Dynamic Load
Different load profiles of Table 4 have been applied to test the supervisory controller. Reactive power demand were changed as the load changed.
Load profile 1 has been applied for the conditions of Figure 21a ,c. Load profile 2 has been applied and results have been gathered in Figure 21b . The PFC converters used for Figure 21a ,b have the power rating(P out ) of P 1 = 1.1 kW, P 2 = 1.5 kW and P 3 = 1.7 kW. The maximum reactive power supply capacity of those PFC converters are Q max1 = −300 VAR, Q max2 = −400 VAR and Q max3 = −600 VAR. Q max1 , Q max2 and Q max3 have determined the weighting factors W 1 , W 2 and W 3 by (20) . Load profile 1 is based on the power factor change and load profile 2 is based on apparent power demand increment.
Dynamic response of Figure 21c used load profile 1 but it used identical 3 PFC converters. In this case, P 1 = 1.5 kW, P 2 = 1.5 kW, P 3 = 1.5 kW, Q max1 = −400 VAR, Q max2 = −400 VAR, and Q max3 = −400 VAR. As a result, reactive power contribution from PFC converters is equal at different times in the real time simulation.
Load profiles have been implemented by changing the loads using an external switch. As a result there is a transient reactive power spike and an unequal load profile duration. For all of these conditions, the optimal controller has been used, which ensured the stable and quickest response. THD V g and THD I g have also been recorded for all the tests. THD V g for all the tests is 0% as the grid has been considered as an ideal voltage source in the real-time simulation. THD I g has varied between 4% to 10.65% for all the loading conditions after the settling times. It was observed that an increase in real and reactive power consumption ratio correlated with a decrease in THD I g . 
Conclusions
The PFC converters are considered as reactive power resources in this paper. The supervisory controller is proposed to manage those resources. The WiFi and WirelessHART have provided the interface between the supervisory controller and reactive power resources. The optimal sampling time of the supervisory controller has been determined by various tests. The optimal gain is explained theoretically and validated experimentally. The dynamic performance of the supervisory controller has been validated using different load profiles with the reactive power demand, PFC capacity and load variations. The HIL test results prove the concept and feasibility of additional reactive power support from PFC converters in residential applications. The proposed controller design method will be useful for other small-scale power and wireless network integration. 
